CY26114KZCT
IC CLOCK GENERATOR 16TSSOP
- 產品分類
- 時脈產生器、鎖相迴路與頻率合成器
- 封裝
- 16-TSSOP (0.173", 4.40mm Width)
- 庫存
- 2,500 件
- 供貨狀態
- 當前數量需確認。
產品屬性
| 製造商 | Cypress Semiconductor Corp |
|---|---|
| 產品分類 | 時脈產生器、鎖相迴路與頻率合成器 |
| Differential - Input:Output | No/No |
| Divider/Multiplier | Yes/No |
| Frequency - Max | 100MHz |
| Input | Crystal |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature | 0°C ~ 70°C |
| Output | Clock |
| Package | Bulk |
| PLL | Yes with Bypass |
| Product status | Obsolete |
| Ratio - Input:Output | 1:4 |
| Supplier Device Package | 16-TSSOP |
| Type | Clock Generator, Fanout Distribution, Multiplexer |
| Voltage - Supply | 3V ~ 3.6V |
| 資料表 | 查看資料表PDF |
採購概覽
CY26114KZCT 的主要供貨及採購資訊。
為何選擇 Antrex Electronics?
為已核實的採購、檢驗及國際採購需求提供獨立分銷支援。
獨立分銷支援
支援短缺、停產及難找電子元器件的生產與採購需求。
可追溯性審查
可在訂單確認前審查標籤、批號、生產批次及現有供應鏈文件。
檢驗與測試
如有需要,可安排外觀檢查、X-ray 及第三方測試支援。
全球採購支援
支援 OEM、EMS、分銷商的國際採購需求,涵蓋單一料號及 BOM 專案。
資質與驗證支援
為電子元器件採購提供品質控制、可追溯性審查及檢驗支援。
CY26114KZCT 詳細描述
Product Overview
The CY26114KZCT from Cypress Semiconductor Corp is a surface-mount clock generator, fanout distribution, and multiplexer IC in a 16-TSSOP package. It uses a crystal input and provides a clock output, with a single circuit, a 1:4 input-to-output ratio, and a maximum frequency of 100 MHz. The device includes a PLL with bypass, supports divider operation, and does not support multiplier operation. Its input and output are non-differential. It operates from a 3.0 V to 3.6 V supply over an operating temperature range of 0°C to 70°C.
Key Features
- Clock generator, fanout distribution, and multiplexer function in a single circuit.
- Crystal input and clock output with a 1:4 input-to-output ratio.
- Maximum frequency of 100 MHz.
- PLL with bypass; divider function is supported, while multiplier function is not.
- Non-differential input and non-differential output.
- Supply voltage range of 3.0 V to 3.6 V.
- Operating temperature range of 0°C to 70°C.
- Surface-mount 16-TSSOP package with 4.40 mm width.
Applications
- Generating a local system clock from a crystal input in embedded digital circuits.
- Distributing a clock signal to downstream logic devices on a board.
- Performing clock-source selection in timing subsystems that use non-differential clock outputs.
- Supplying timing signals to digital logic within the specified supply and temperature ranges.
Design & Procurement Notes
Designers should confirm that the board layout supports a 16-TSSOP surface-mount package and that the board supply is within 3.0 V to 3.6 V. The 0°C to 70°C operating range should be checked against the assembly's thermal environment. Because the input and output are non-differential, system interfaces requiring differential clocking are not addressed by this device. The PLL bypass and divider-only behavior should be considered when planning crystal-based clock generation and fanout or multiplexing functions. The 100 MHz maximum frequency and 1:4 ratio define timing boundary conditions for downstream logic.
探索更多採購選項
可按製造商、產品分類或採購需求繼續尋找合適料號。