CY28346ZC-2
PROCESSOR SPECIFIC CLOCK GENERAT
- 產品分類
- 特定應用時脈與時序 IC
- 封裝
- 56-TFSOP (0.240", 6.10mm Width)
- 庫存
- 9,920 件
- 供貨狀態
- 當前數量需確認。
產品屬性
| 製造商 | Cypress Semiconductor Corp |
|---|---|
| 產品分類 | 特定應用時脈與時序 IC |
| Differential - Input:Output | No/Yes |
| Frequency - Max | 200MHz |
| Input | Crystal |
| Main Purpose | Intel CPU Servers |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature | 0°C ~ 85°C (TA) |
| Output | HCSL, LVCMOS |
| Package | Bulk |
| PLL | Yes |
| Product status | Active |
| Ratio - Input:Output | 1:22 |
| Supplier Device Package | 56-TSSOP II |
| Voltage - Supply | 3.135V ~ 3.465V |
| 資料表 | 查看資料表PDF |
採購概覽
CY28346ZC-2 的主要供貨及採購資訊。
為何選擇 Antrex Electronics?
為已核實的採購、檢驗及國際採購需求提供獨立分銷支援。
獨立分銷支援
支援短缺、停產及難找電子元器件的生產與採購需求。
可追溯性審查
可在訂單確認前審查標籤、批號、生產批次及現有供應鏈文件。
檢驗與測試
如有需要,可安排外觀檢查、X-ray 及第三方測試支援。
全球採購支援
支援 OEM、EMS、分銷商的國際採購需求,涵蓋單一料號及 BOM 專案。
資質與驗證支援
為電子元器件採購提供品質控制、可追溯性審查及檢驗支援。
CY28346ZC-2 詳細描述
Product Overview
CY28346ZC-2 is a Cypress Semiconductor Corp application-specific clock synthesizer intended for Intel CPU server timing functions. The surface-mount device accepts a crystal input and provides one output circuit with a maximum frequency of 200MHz. It supports HCSL and LVCMOS output formats and includes a PLL. The specified supply range is 3.135V to 3.465V, and the rated operating temperature range is 0°C to 85°C ambient. The package is listed as 56-TFSOP (0.240", 6.10mm width), with supplier device package 56-TSSOP II. The part is supplied as Active.
Key Features
- Crystal input with PLL-based clock synthesis for Intel CPU server main purpose.
- One output circuit, with HCSL and LVCMOS output types and a 1:22 input-to-output ratio.
- Differential output support is specified, while the input is non-differential.
- Maximum frequency of 200MHz and supply range of 3.135V to 3.465V.
- Surface-mount 56-TFSOP package, supplier device package 56-TSSOP II, rated 0°C to 85°C ambient.
Applications
- Intel CPU server boards and platform timing subsystems that use crystal-referenced clock synthesis.
- HCSL differential clock distribution paths within server assemblies.
- LVCMOS single-ended clocking for local logic or interface blocks on the same board.
Design & Procurement Notes
Designers should confirm the board footprint against the listed 56-TFSOP package and the supplier device package 56-TSSOP II before layout release. The device provides one output circuit, so clock domains requiring additional outputs need separate planning. The specified input is crystal, and the output formats include HCSL and LVCMOS, with differential output support but non-differential input. The supply range is narrow, from 3.135V to 3.465V, and the ambient temperature range is 0°C to 85°C, which should be checked against the final operating environment. The supplied data does not verify programmable operation, so programmable behavior should not be assumed. The part is listed as Active.
探索更多採購選項
可按製造商、產品分類或採購需求繼續尋找合適料號。