

ANTREX Electronics

Electronic Components Sourcing Information

Product Reference Information

Part Number: NJU72751AV-TE1

Manufacturer: Nisshinbo Micro Devices Inc.

Package: 32-LSSOP (0.220" , 5.60mm Width)


Availability: Please confirm with sales

Product Page:

<https://antrexco.com/product/details/nisshinbo-micro-devices-inc/nju72751av-te1.html>

Request a Quote:

[Submit RFQ for this part](#)



Scan for product page

Contact Information

Email: info@antrexco.com

WhatsApp: +86-186-8066-5326

Website: <https://antrexco.com>

Quality & Trust

New & Original Components

Supplier verification and packaging condition review

CoC / RoHS / REACH documents available on request

Secure sourcing support for OEM / EMS projects

Note:

This PDF includes an ANTREX product reference cover page.

The original manufacturer datasheet follows from the next page.


4-INPUT / 4-OUTPUT DUAL ANALOG SWITCH

■ GENERAL DESCRIPTION

The **NJU72751A** is a 4-input / 4-output dual analog switch. Functions are controlled via two-wired serial bus. A-channel switches and B-channel switches are controlled independently.

The **NJU72751A** is well-suited for multi-channel audio systems such as AV amplifiers, DVD receivers and others.

■ PACKAGE OUTLINE



NJU72751AV

■ FEATURES

● Operating Voltage

Dual power supply: ± 4.5 to ± 7.5 V
Single power supply: +9.0 to +15.0V

● 2-wired Serial BUS Control

● Selectable 2-Chip Address

● ON Resistance

Available for using four chips on same serial bus line
15 Ω typ.

● Low Distortion


0.0004% typ. ($V_{IN}=1V_{rms}$)

● CMOS Technology

● Package Outline


SSOP32

■ BLOCK DIAGRAM



NJU72751A

PIN CONFIGURATION



No.	Symbol	Function		Symbol	Function
1	V+	Power supply (+)	17	CLOCK	Clock signal Input terminal
2	ADR0	Chip address setting terminal 0	18	NC	No connect
3	InA1	Ach Input terminal 1	19	OutB4	Bch Output terminal 4
4	InB1	Bch Input terminal 1	20	OutA4	Ach Output terminal 4
5	NC	No connect	21	NC	No connect
6	InA2	Ach Input terminal 2	22	OutB3	Bch Output terminal 3
7	InB2	Bch Input terminal 2	23	OutA3	Ach Output terminal 3
8	NC	No connect	24	REF_B	Bch Reference Voltage terminal
9	NC	No connect	25	REF_A	Ach Reference Voltage terminal
10	InA3	Ach Input terminal 3	26	OutB2	Bch Output terminal 2
11	InB3	Bch Input terminal 3	27	OutA2	Ach Output terminal 2
12	NC	No connect	28	NC	No connect
13	InA4	Ach Input terminal 4	29	OutB1	Bch Output terminal 1
14	InB4	Bch Input terminal 4	30	OutA1	Ach Output terminal 1
15	REF	Digital block reference voltage terminal	31	ADR1	Chip address setting terminal 1
16	DATA	Control data signal Input terminal	32	V-	Power supply (-)

■ ABSOLUTE MAXIMUM RATING (Ta=25°C)

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V ⁺ /V ⁻	±8	V
Maximum Input Voltage	V _{IM}	V ⁺ /V ⁻	V
Power Dissipation	P _D	950 NOTE: EIA/JEDEC STANDARD Test board (76.2x114.3x1.6mm, 2layer, FR-4) mounting	mW
Operating Temperature Range	T _{opr}	-40 to +85	°C
Storage Temperature Range	T _{stg}	-40 to +125	°C
Load Resistance	R _L	>1	kΩ

■ RECOMMENDED OPERATING VOLTAGE RANGE (Ta=25°C unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage Range	V ⁺ /V ⁻		±4.5	±7.0	±7.5	V

■ ELECTRICAL CHARACTERISTICS (Ta=25°C, V⁺/V⁻=±7, R_L=20kΩ unless otherwise specified)

◆DC CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Current1	I _{DD}	No Signal (V ⁺)	-	0.4	1	mA
Supply Current2	I _{SS}	No Signal (V ⁻)	-	0.4	1	mA
Switch ON Resistance1	R _{ON1}	Switch A11 to A44, B11 to B44, I _O =3mA	-	15	40	Ω
Switch ON Resistance2	R _{ON2}	L-Imp A1 to A4, B1 to B4, I _O =300μA	-	0.4	1	kΩ

◆AC CHARACTERISTICS





PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Total Harmonic Distortion	T.H.D.	f=1kHz, V _{IN} =1Vrms, BW=400Hz to 30kHz	-	0.0004	-	%
Cross Talk	CT	R _g =0Ω, f=1kHz, V _{IN} =2Vrms, Bandpass	-	-110	-	dB
Channel Separation	CS	R _g =0Ω, f=1kHz, V _{IN} =2Vrms, Bandpass	-	-110	-	dB

■ LOGIC CONTROL CHARACTERISTICS (Ta=25°C unless otherwise specified)

◆LOGIC CONTROL TERMINAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
High Level Input Voltage 1	V _{IH1}	ADR0, ADR1 terminal	2.5	-	V ⁺	V
Low Level Input Voltage 1	V _{IL1}	ADR0, ADR1 terminal	0	-	0.8	V
High Level Input Voltage 2	V _{IH2}	DATA, CLOCK terminal	2.5	-	5.5	V
Low Level Input Voltage 2	V _{IL2}	DATA, CLOCK terminal	0	-	0.8	V

■ TERMINAL DESCRIPTION


Terminal	SYMBOL	FUNCTION	EQUIVALENT CIRCUIT	VOLTAGE
3 4 6 7 10 11 13 14 24 25	InA1 InB1 InA2 InB2 InA3 InB3 InA4 InB4 REF_B REF_A	Ach Input 1 Bch Input 1 Ach Input 2 Bch Input 2 Ach Input 3 Bch Input 3 Ach Input 4 Bch Input 4 Bch Reference Ach Reference		-
15	REF	Digital Reference		-
16 17	DATA CLOCK	Control data Input Clock signal Input		-
19 20 22 23 26 27 29 30	OutB4 OutA4 OutB3 OutA3 OutB2 OutA2 OutB1 OutA1	Bch Output 4 Ach Output 4 Bch Output 3 Ach Output 3 Bch Output 2 Ach Output 2 Bch Output 1 Ach Output 1		-

Terminal	SYMBOL	FUNCTION	EQUIVALENT CIRCUIT	VOLTAGE
2 31	ADR0 ADR1	Chip address 0 Chip address 1		-


NJU72751A

■ TEST CIRCUIT

◆ I_{DD}/I_{SS}



◆ R_{ON}






CS Ex) A11=ON, B11=ON, Input=InB1 -> Measure=OutA1
B11=ON, A31=ON, Input=InA3 -> Measure=OutB1




NJU72751A

■ APPLICATION CIRCUIT 1 (Dual power supply operation)




■ APPLICATION CIRCUIT 2 (Single power supply operation)



(*) When power supply is turned on, please add external resistors "Rin" in the case that wish to shorten the time to stabilize reference voltage.


■TIMING ON 2-wire BUS (DATA, CLOCK)



■CHARACTERISTICS OF I/O STAGES FOR 2-wire BUS (DATA, CLOCK)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
$t_{HD:STA}$	Hold time (repeated) START condition.	4	-	-	μs
t_{LOW}	Low period of the CLOCK clock	2	-	-	μs
t_{HIGH}	High period of the CLOCK clock	2	-	-	μs
$t_{SU:STA}$	Set-up time for a repeated START condition	2	-	-	μs
$t_{HD:DAT}$	Data hold time	1	-	-	μs
$t_{SU:DAT}$	Data set-up time	1	-	-	μs
$t_{SU:STO}$	Set-up time for STOP condition	2	-	-	μs
t_{BUF}	Bus free time between a STOP and START condition	4	-	-	μs

■RECOMMENDED POWER-UP SEQUENCE



■ DEFINITION OF 2-wire REGISTER

◆ 2-wire BUS FORMAT

2.1

S: Starting Term

P: Ending Term

◆ Chip Address

MSB					LSB		
1	0	0	1	0	ADR1	ADR0	0
1	0	0	1	0	0	0	0
1	0	0	1	0	0	1	0
1	0	0	1	0	1	0	0
1	0	0	1	0	1	1	0

90H (ADR1 = Low, ADR0 = Low)

92H (ADR1 = Low, ADR0 = High)

94H (ADR1 = High, ADR0 = Low)

96H (ADR1 = High, ADR0 = High)

◆ Select Address

The select address sets each function.

The auto increment function cycles the select address as follows.

00H→01H→02H→03H→04H→05H→06H→07H→00H

Select Address	MSB				Data				LSB
	D7	D6	D5	D4	D3	D2	D1	D0	
00H	Don't Care	Don't Care	Don't Care	A41	A31	A21	A11	L-Imp A1	
01H	Don't Care	Don't Care	Don't Care	B41	B31	B21	B11	L-Imp B1	
02H	Don't Care	Don't Care	Don't Care	A42	A32	A22	A12	L-Imp A2	
03H	Don't Care	Don't Care	Don't Care	B42	B32	B22	B12	L-Imp B2	
04H	Don't Care	Don't Care	Don't Care	A43	A33	A23	A13	L-Imp A3	
05H	Don't Care	Don't Care	Don't Care	B43	B33	B23	B13	L-Imp B3	
06H	Don't Care	Don't Care	Don't Care	A44	A34	A24	A14	L-Imp A4	
07H	Don't Care	Don't Care	Don't Care	B44	B34	B24	B14	L-Imp B4	

■ INITIAL CONDITION

Select Address	Data							
	D7	D6	D5	D4	D3	D2	D1	D0
00H	0	0	0	0	0	0	0	0
01H	0	0	0	0	0	0	0	0
02H	0	0	0	0	0	0	0	0
03H	0	0	0	0	0	0	0	0
04H	0	0	0	0	0	0	0	0
05H	0	0	0	0	0	0	0	0
06H	0	0	0	0	0	0	0	0
07H	0	0	0	0	0	0	0	0

Note.) This product starts up by MUTE setting in power "ON". Use it after removing MUTE of each setting.
If any audio signal is inputted in input signal terminal before power "ON", it may cause initial condition abnormality.
In conditions of use such as the above, it prevents that abnormality by setting MUTE before power "OFF"

■ DEFINITION OF RESISTOR

◆**Switch(A11 to A44, B11 to B44)**: Select “Switch ON” or “Switch OFF”. Each switch is controlled independently.


◆**L-Imp(A1 to A4, B1 to B4)**: Select “Switch ON” or “Switch OFF”. Each switch is controlled independently.

It is the switch lowers the impedance of the output terminal.

Select Address	MSB			Data					LSB
	D7	D6	D5	D4	D3	D2	D1	D0	
00H	Don't Care	Don't Care	Don't Care	A41	A31	A21	A11	L-Imp A1	
01H	Don't Care	Don't Care	Don't Care	B41	B31	B21	B11	L-Imp B1	
02H	Don't Care	Don't Care	Don't Care	A42	A32	A22	A12	L-Imp A2	
03H	Don't Care	Don't Care	Don't Care	B42	B32	B22	B12	L-Imp B2	
04H	Don't Care	Don't Care	Don't Care	A43	A33	A23	A13	L-Imp A3	
05H	Don't Care	Don't Care	Don't Care	B43	B33	B23	B13	L-Imp B3	
06H	Don't Care	Don't Care	Don't Care	A44	A34	A24	A14	L-Imp A4	
07H	Don't Care	Don't Care	Don't Care	B44	B34	B24	B14	L-Imp B4	

Data naming rule

Ex.) A11




< Switch Setting >

Data	Setting
D4 to D0	
0	OFF ^(*)
1	ON


^(*)Initial Setting

■ TYPICAL CHARACTERISTICS


Supply Current 1 vs Supply Voltage
No signal




Supply Current 2 vs Supply Voltage
No signal




Switch ON Resistance vs Supply Voltage
 $I_O = 3\text{mA}$




Switch ON Resistance vs Temperature
 $I_O = 3\text{mA}$



THD+N vs Input Voltage
 $f=1\text{kHz}$, $R_L=20\text{k}\Omega$, BW: 400-30kHz




THD+N vs Input Voltage
 $V+/V- = \pm 7\text{V}$, $f=1\text{kHz}$, BW: 400-30kHz,



TYPICAL CHARACTERISTICS


THD+N vs Input Voltage

$V^+/V^-=\pm 7V$, $R_L=20k\Omega$, BW: 10-30kHz




THD+N vs Frequency

$V^+/V^-=\pm 7V$, $R_L=20k\Omega$, BW: 10-80kHz




Cross Talk vs Frequency

$V^+/V^-=\pm 7V$, $V_{in}=2V_{rms}$, $R_L=20k\Omega$,
BW: Bandpass, I/O: InA2,3,4-OutA1,
Rg: InA1, Select Channel=InA11



Channel Separation vs Frequency

$V^+/V^-=\pm 7V$, $V_{in}=2V_{rms}$, $R_L=20k\Omega$,
BW: Bandpass, I/O: InB1,2,3,4-OutA1,
Rg: InA1, Select Channel: InA11, InB11-44



[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.