

ANTREX Electronics

Electronic Components Sourcing Information

Product Reference Information

Part Number: CS5345K-CQZR
Manufacturer: Cirrus Logic Inc.
Package: 48-LQFP
Availability: Please confirm with sales

Product Page:

<https://antrexco.com/product/details/cirrus-logic-inc/cs5345k-cqzr.html>

Request a Quote:

[Submit RFQ for this part](#)



Scan for product page

Contact Information

Email: info@antrexco.com

WhatsApp: +86-186-8066-5326

Website: <https://antrexco.com>

Quality & Trust

New & Original Components

Supplier verification and packaging condition review

CoC / RoHS / REACH documents available on request

Secure sourcing support for OEM / EMS projects

Note:

This PDF includes an ANTREX product reference cover page.

The original manufacturer datasheet follows from the next page.

104 dB, 24-Bit, 192 kHz Stereo Audio ADC

A/D Features

- ◆ Multi-Bit Delta Sigma Modulator
- ◆ 104 dB Dynamic Range
- ◆ -95 dB THD+N
- ◆ Stereo 6:1 Input Multiplexer
- ◆ Programmable Gain Amplifier (PGA)
 - ± 12 dB Gain, 0.5 dB Step Size
 - Zero Crossing, Click-Free Transitions
- ◆ Stereo Microphone Inputs
 - +32 dB Gain Stage
 - Low-Noise Bias Supply
- ◆ Up to 192 kHz Sampling Rates
- ◆ Selectable Serial Audio Interface Formats
 - Left-Justified up to 24-bit
 - I²S up to 24-bit
- ◆ High-Pass Filter or DC Offset Calibration

System Features

- ◆ Power-Down Mode
- ◆ +3.3 V to +5 V Analog Power Supply, Nominal
- ◆ +3.3 V to +5 V Digital Power Supply, Nominal
- ◆ Direct Interface with 1.8 V to 5 V Logic Levels
- ◆ Pin-Compatible with CS4245

General Description

The CS5345 integrates an analog multiplexer, programmable gain amplifier, and stereo audio analog-to-digital converter. The CS5345 performs stereo analog-to-digital (A/D) conversion of up to 24-bit serial values at sample rates up to 192 kHz.

A 6:1 stereo input multiplexer is included for selecting between line-level and microphone-level inputs. The microphone input path includes a +32 dB gain stage and a low-noise bias voltage supply. The PGA is available for line or microphone inputs and provides gain/attenuation of ± 12 dB in 0.5 dB steps.

The output of the PGA is followed by an advanced 5th-order, multi-bit delta sigma modulator and digital filtering/decimation. Sampled data is transmitted by the serial audio interface at rates from 4 kHz to 192 kHz in either Slave or Master Mode.

Integrated level translators allow easy interfacing between the CS5345 and other devices operating over a wide range of logic levels.

The CS5345 is available in a 48-pin LQFP package in Commercial (-10° to +70° C) grade. The CDB5345 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please refer to “[Ordering Information](#)” on page 43 for complete details.




TABLE OF CONTENTS

1. PIN DESCRIPTIONS	7
2. CHARACTERISTICS AND SPECIFICATIONS	9
SPECIFIED OPERATING CONDITIONS	9
ABSOLUTE MAXIMUM RATINGS	9
DAC ANALOG CHARACTERISTICS	10
DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE	11
ADC ANALOG CHARACTERISTICS	13
ADC ANALOG CHARACTERISTICS	15
ADC DIGITAL FILTER CHARACTERISTICS	16
AUXILIARY OUTPUT ANALOG CHARACTERISTICS	17
AUXILIARY OUTPUT ANALOG CHARACTERISTICS	18
AUXILIARY OUTPUT ANALOG CHARACTERISTICS	19
DC ELECTRICAL CHARACTERISTICS	20
DIGITAL INTERFACE CHARACTERISTICS	21
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT 1	22
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT 2	24
SWITCHING CHARACTERISTICS - CONTROL PORT - I ² C FORMAT	27
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT	28
3. TYPICAL CONNECTION DIAGRAM	29
4. APPLICATIONS	30
4.1 Recommended Power-Up Sequence	30
4.2 System Clocking	30
4.2.1 Synchronous / Asynchronous Mode	30
4.2.2 Master Clock	30
4.2.3 Master Mode	32
4.2.4 Slave Mode	32
4.3 High-Pass Filter and DC Offset Calibration	32
4.4 Analog Input Multiplexer, PGA, and Mic Gain	34
4.5 Input Connections	34
4.6 Output Connections	34
4.7 Output Transient Control	35
4.7.1 Power-Up	35
4.7.2 Power-Down	35
4.7.3 Serial Interface Clock Changes	35
4.8 Auxiliary Analog Output	35
4.9 De-Emphasis Filter	35
4.10 Internal Digital Loopback	36
4.11 Mute Control	36
4.12 Control Port Description and Timing	37
4.12.1 SPI Mode	37
4.12.2 I ² C Mode	38
4.13 Interrupts and Overflow	39
4.14 Reset	40
4.15 Synchronization of Multiple Devices	40
4.16 Grounding and Power Supply Decoupling	40
5. REGISTER QUICK REFERENCE	41
6. REGISTER DESCRIPTION	42
6.1 Chip ID - Register 01h	42
6.2 Power Control - Address 02h	42
6.2.1 Freeze (Bit 7)	42
6.2.2 Power-Down MIC (Bit 3)	42
6.2.3 Power-Down ADC (Bit 2)	42

6.2.4 Power-Down DAC (Bit 1)	43
6.2.5 Power-Down Device (Bit 0)	43
6.3 DAC Control - Address 03h	43
6.3.1 DAC Functional Mode (Bits 7:6)	43
6.3.2 DAC Digital Interface Format (Bits 5:4)	43
6.3.3 Mute DAC (Bit 2)	43
6.3.4 De-Emphasis Control (Bit 1)	44
6.3.5 DAC Master / Slave Mode (Bit 0)	44
6.4 ADC Control - Address 04h	44
6.4.1 ADC Functional Mode (Bits 7:6)	44
6.4.2 ADC Digital Interface Format (Bit 4)	45
6.4.3 Mute ADC (Bit 2)	45
6.4.4 ADC High-Pass Filter Freeze (Bit 1)	45
6.4.5 ADC Master / Slave Mode (Bit 0)	45
6.5 MCLK Frequency - Address 05h	45
6.5.1 Master Clock 1 Frequency (Bits 6:4)	45
6.5.2 Master Clock 2 Frequency (Bits 2:0)	46
6.6 Signal Selection - Address 06h	46
6.6.1 Auxiliary Output Source Select (Bits 6:5)	46
6.6.2 Digital Loopback (Bit 1)	46
6.6.3 Asynchronous Mode (Bit 0)	46
6.7 Channel B PGA Control - Address 07h	47
6.7.1 Channel B PGA Gain (Bits 5:0)	47
6.8 Channel A PGA Control - Address 08h	47
6.8.1 Channel A PGA Gain (Bits 5:0)	47
6.9 ADC Input Control - Address 09h	47
6.9.1 PGA Soft Ramp or Zero Cross Enable (Bits 4:3)	47
6.9.2 Analog Input Selection (Bits 2:0)	48
6.10 DAC Channel A Volume Control - Address 0Ah	48
6.11 DAC Channel B Volume Control - Address 0Bh	48
6.11.1 Volume Control (Bits 7:0)	48
6.12 DAC Control 2 - Address 0Ch	49
6.12.1 DAC Soft Ramp or Zero Cross Enable (Bits 7:6)	49
6.12.2 Invert DAC Output (Bit 5)	49
6.12.3 Active High/Low (Bit 0)	50
6.13 Interrupt Status - Address 0Dh	50
6.13.1 ADC Clock Error (Bit 3)	50
6.13.2 DAC Clock Error (Bit 2)	50
6.13.3 ADC Overflow (Bit 1)	50
6.13.4 ADC Underflow (Bit 0)	50
6.14 Interrupt Mask - Address 0Eh	50
6.15 Interrupt Mode MSB - Address 0Fh	51
6.16 Interrupt Mode LSB - Address 10h	51
7. PARAMETER DEFINITIONS	52
8. DAC FILTER PLOTS	53
9. ADC FILTER PLOTS	55
10. PACKAGE DIMENSIONS	57
11. THERMAL CHARACTERISTICS AND SPECIFICATIONS	57
12. ORDERING INFORMATION	58
13. REVISION HISTORY	58

LIST OF FIGURES

Figure 1.DAC Output Test Load	12
-------------------------------------	----


Figure 2.Maximum DAC Loading	12
Figure 3.Master Mode Timing - Serial Audio Port 1	23
Figure 4.Slave Mode Timing - Serial Audio Port 1	23
Figure 5.Master Mode Timing - Serial Audio Port 2	25
Figure 6.Slave Mode Timing - Serial Audio Port 2	25
Figure 7.Format 0, Left-Justified up to 24-Bit Data	26
Figure 8.Format 1, I ² S up to 24-Bit Data	26
Figure 9.Format 2, Right-Justified 16-Bit Data.	
Format 3, Right-Justified 24-Bit Data.	26
Figure 10.Control Port Timing - I ² C Format	27
Figure 11.Control Port Timing - SPI Format	28
Figure 12.Typical Connection Diagram	29
Figure 13.Master Mode Clocking	32
Figure 14.Analog Input Architecture	34
Figure 15.De-Emphasis Curve	36
Figure 16.Suggested Active-Low Mute Circuit	37
Figure 17.Control Port Timing in SPI Mode	38
Figure 18.Control Port Timing, I ² C Write	38
Figure 19.Control Port Timing, I ² C Read	39
Figure 20.De-Emphasis Curve	44
Figure 21.DAC Single-Speed Stopband Rejection	53
Figure 22.DAC Single-Speed Transition Band	53
Figure 23.DAC Single-Speed Transition Band	53
Figure 24.DAC Single-Speed Passband Ripple	53
Figure 25.DAC Double-Speed Stopband Rejection	53
Figure 26.DAC Double-Speed Transition Band	53
Figure 27.DAC Double-Speed Transition Band	54
Figure 28.DAC Double-Speed Passband Ripple	54
Figure 29.DAC Quad-Speed Stopband Rejection	54
Figure 30.DAC Quad-Speed Transition Band	54
Figure 31.DAC Quad-Speed Transition Band	54
Figure 32.DAC Quad-Speed Passband Ripple	54
Figure 33.ADC Single-Speed Stopband Rejection	55
Figure 34.ADC Single-Speed Stopband Rejection	55
Figure 35.ADC Single-Speed Transition Band (Detail)	55
Figure 36.ADC Single-Speed Passband Ripple	55
Figure 37.ADC Double-Speed Stopband Rejection	55
Figure 38.ADC Double-Speed Stopband Rejection	55
Figure 39.ADC Double-Speed Transition Band (Detail)	56
Figure 40.ADC Double-Speed Passband Ripple	56
Figure 41.ADC Quad-Speed Stopband Rejection	56
Figure 42.ADC Quad-Speed Stopband Rejection	56
Figure 43.ADC Quad-Speed Transition Band (Detail)	56
Figure 44.ADC Quad-Speed Passband Ripple	56

LIST OF TABLES

Table 1. Speed Modes	30
Table 2. Common Clock Frequencies	31
Table 3. MCLK Dividers	31
Table 4. Slave Mode Serial Bit Clock Ratios	32
Table 5. Device Revision	42
Table 6. Freeze-able Bits	42
Table 7. Functional Mode Selection	43

Table 8. DAC Digital Interface Formats	43
Table 9. De-Emphasis Control	44
Table 10. Functional Mode Selection	44
Table 11. ADC Digital Interface Formats	45
Table 12. MCLK 1 Frequency	45
Table 13. MCLK 2 Frequency	46
Table 14. Auxiliary Output Source Selection	46
Table 15. Example Gain and Attenuation Settings	47
Table 16. PGA Soft Cross or Zero Cross Mode Selection	48
Table 17. Analog Input Multiplexer Selection	48
Table 18. Digital Volume Control Example Settings	49
Table 19. DAC Soft Cross or Zero Cross Mode Selection	49

1. PIN DESCRIPTIONS



Pin Name	#	Pin Description
SDA/CDOUT	1	Serial Control Data (Input/Output) - SDA is a data I/O in I ² C® Mode. CDOUT is the output data line for the control port interface in SPI™ Mode.
SCL/CCLK	2	Serial Control Port Clock (Input) - Serial clock for the serial control port.
AD0/ $\overline{\text{CS}}$	3	Address Bit 0 (I²C) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I ² C Mode; $\overline{\text{CS}}$ is the chip-select signal for SPI format.
AD1/CDIN	4	Address Bit 1 (I²C) / Serial Control Data Input (SPI) (Input) - AD1 is a chip address pin in I ² C Mode; CDIN is the input data line for the control port interface in SPI Mode.
VLC	5	Control Port Power (Input) - Determines the required signal level for the control port interface. Refer to the Recommended Operating Conditions for appropriate voltages.
$\overline{\text{RESET}}$	6	Reset (Input) - The device enters a low-power mode when this pin is driven low.
AIN3A AIN3B	7 8	Stereo Analog Input 3 (Input) - The full-scale level is specified in the ADC Analog Characteristics specification table.
AIN2A AIN2B	9 10	Stereo Analog Input 2 (Input) - The full-scale level is specified in the ADC Analog Characteristics specification table.

AIN1A	11	Stereo Analog Input 1 (Input) - The full-scale level is specified in the ADC Analog Characteristics specification table.
AIN1B	12	
AGND	13	Analog Ground (Input) - Ground reference for the internal analog section.
VA	14	Analog Power (Input) - Positive power for the internal analog section.
AFILTA	15	Antialias Filter Connection (Output) - Antialias filter connection for the channel A ADC input.
AFILTB	16	Antialias Filter Connection (Output) - Antialias filter connection for the channel B ADC input.
VQ	17	Quiescent Voltage (Output) - Filter connection for the internal quiescent reference voltage.
TSTO	18	Test Pin (Output) - This pin must be left unconnected.
FILT+	19	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
TSTO	20	Test Pin - This pin must be left unconnected.
AIN4A/MICIN1	21	Stereo Analog Input 4 / Microphone Input 1 & 2 (Input) - The full-scale level is specified in the ADC Analog Characteristics specification table.
AIN4B/MICIN2	22	
AIN5A	23	Stereo Analog Input 5 (Input) - The full-scale level is specified in the ADC Analog Characteristics specification table.
AIN5B	24	
MICBIAS	25	Microphone Bias Supply (Output) - Low-noise bias supply for external microphone. Electrical characteristics are specified in the DC Electrical Characteristics specification table.
AIN6A	26	Stereo Analog Input 6 (Input) - The full-scale level is specified in the ADC Analog Characteristics specification table.
AIN6B	27	
PGAOUTA	28	PGA Analog Audio Output (Output) - Either an analog output from the PGA block or high impedance. See "PGAOut Source Select (Bit 6)" on page 35 .
PGAOUTB	29	
VA	30	Analog Power (Input) - Positive power for the internal analog section.
AGND	31 32	Analog Ground (Input) - Ground reference for the internal analog section.
NC	33 34	No Connect - These pins are not connected internally and should be tied to ground to minimize any potential coupling effects.
TSTO	35	Test Pin (Output) - This pin must be left unconnected.
VLS	36	Serial Audio Interface Power (Input) - Determines the required signal level for the serial audio interface. Refer to the Recommended Operating Conditions for appropriate voltages.
TSTI	37	Test Pin (Input) - This pin must be connected to ground.
NC	38, 39, 40	No Connect - These pins are not connected internally and should be tied to ground to minimize any potential coupling effects.
SDOUT	41	Serial Audio Data Output (Output) - Output for two's complement serial audio data.
SCLK	42	Serial Clock (Input/Output) - Serial clock for the serial audio interface.
LRCK	43	Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio data line.
MCLK	44	Master Clock (Input) - Clock source for the ADC's delta-sigma modulators.
DGND	45	Digital Ground (Input) - Ground reference for the internal digital section.
VD	46	Digital Power (Input) - Positive power for the internal digital section.
INT	47	Interrupt (Output) - Indicates an interrupt condition has occurred.
OVFL	48	Overflow (Output) - Indicates an ADC overflow condition is present.

2. CHARACTERISTICS AND SPECIFICATIONS

SPECIFIED OPERATING CONDITIONS

AGND = DGND = 0 V; All voltages with respect to ground.

Parameters	Symbol	Min	Nom	Max	Units
DC Power Supplies:	Analog VA	3.13	5.0	5.25	V
	Digital VD	3.13	3.3	(Note 1)	V
	Logic - Serial Port VLS	1.71	3.3	5.25	V
	Logic - Control Port VLC	1.71	3.3	5.25	V
Ambient Operating Temperature (Power Applied)	T _A	-10	-	+70	°C

Notes: 1. Maximum of VA+0.25 V or 5.25 V, whichever is less.

ABSOLUTE MAXIMUM RATINGS

AGND = DGND = 0 V All voltages with respect to ground. (Note 2)

Parameter	Symbol	Min	Max	Units
DC Power Supplies:	Analog VA	-0.3	+6.0	V
	Digital VD	-0.3	+6.0	V
	Logic - Serial Port VLS	-0.3	+6.0	V
	Logic - Control Port VLC	-0.3	+6.0	V
Input Current (Note 3)	I _{in}	-	±10	mA
Analog Input Voltage	V _{INA}	AGND-0.3	VA+0.3	V
Digital Input Voltage	Logic - Serial Port V _{IND-S}	-0.3	VLS+0.3	V
	Logic - Control Port V _{IND-C}	-0.3	VLC+0.3	V
Ambient Operating Temperature (Power Applied)	T _A	-50	+125	°C
Storage Temperature	T _{stg}	-65	+150	°C

- Operation beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
- Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.

ADC ANALOG CHARACTERISTICS

Test conditions (unless otherwise specified): AGND = DGND = 0 V; VA = 3.13 V to 5.25 V; VD = 3.13 V to 5.25 V or VA + 0.25 V, whichever is less; VLS = VLC = 1.71 V to 5.25 V; T_A = -10° to +70° C for Commercial; Input test signal: 1 kHz sine wave; measurement bandwidth is 10 Hz to 20 kHz; F_s = 48/96/192 kHz.; All connections as shown in [Figure 7 on page 23](#).

Line-Level Inputs					
Parameter	Symbol	Min	Typ	Max	Unit
Dynamic Performance for VA = 4.75 V to 5.25 V					
Dynamic Range (Note 6)	PGA Setting: -12 dB to +6 dB				
	A-weighted	98	104	-	dB
	unweighted	95	101	-	dB
	40 kHz bandwidth unweighted	-	98	-	dB
	PGA Setting: +12 dB Gain				
	A-weighted	92	98	-	dB
(Note 6)	unweighted	89	95	-	dB
	40 kHz bandwidth unweighted	-	92	-	dB
Total Harmonic Distortion + Noise (Note 5)					
(Note 6)	PGA Setting: -12 dB to +6 dB				
	-1 dB	-	-95	-89	dB
	-20 dB	-	-81	-	dB
	-60 dB	-	-41	-	dB
	40 kHz bandwidth -1 dB	-	-92	-	dB
	PGA Setting: +12 dB Gain				
	-1 dB	-	-92	-86	dB
	-20 dB	-	-75	-	dB
	-60 dB	-	-35	-	dB
	40 kHz bandwidth -1 dB	-	-89	-	dB
Dynamic Performance for VA = 3.13 V to 3.46 V					
Dynamic Range (Note 6)	PGA Setting: -12 dB to +6 dB				
	A-weighted	93	101	-	dB
	unweighted	90	98	-	dB
	40 kHz bandwidth unweighted	-	95	-	dB
	PGA Setting: +12 dB Gain				
	A-weighted	89	95	-	dB
(Note 6)	unweighted	86	92	-	dB
	40 kHz bandwidth unweighted	-	89	-	dB
Total Harmonic Distortion + Noise (Note 5)					
(Note 6)	PGA Setting: -12 dB to +6 dB				
	-1 dB	-	-92	-86	dB
	-20 dB	-	-78	-	dB
	-60 dB	-	-38	-	dB
	40 kHz bandwidth -1 dB	-	-84	-	dB
	PGA Setting: +12 dB Gain				
	-1 dB	-	-89	-83	dB
	-20 dB	-	-72	-	dB
	-60 dB	-	-32	-	dB
	40 kHz bandwidth -1 dB	-	-81	-	dB

Line-Level Inputs

Parameter	Symbol	Commercial Grade			Unit
		Min	Typ	Max	
Interchannel Isolation		-	90	-	dB

DC Accuracy					
Gain Error		-	-	±10	%
Gain Drift		-	±100	-	ppm/°C
Line-Level Input Characteristics					
Full-scale Input Voltage		0.51*VA	0.57*VA	0.63*VA	V _{pp}
Input Impedance (Note 4)		6.12	6.8	7.48	kΩ
Maximum Interchannel Input Impedance Mismatch		-	5	-	%

Line-Level and Microphone-Level Inputs

Parameter	Symbol	Commercial Grade			Unit
		Min	Typ	Max	
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Programmable Gain Characteristics					
Gain Step Size		-	0.5	-	dB
Absolute Gain Step Error		-	-	0.4	dB

4. Valid for the selected input pair.

ADC ANALOG CHARACTERISTICS

(Continued)

Microphone-Level Inputs					
Parameter	Symbol	Min	Typ	Max	Unit
Dynamic Performance for $V_A = 4.75\text{ V}$ to 5.25 V					
Dynamic Range					
PGA Setting: -12 dB to 0 dB					
A-weighted		77	83	-	dB
unweighted		74	80	-	dB
PGA Setting: +12 dB					
A-weighted		65	71	-	dB
unweighted		62	68	-	dB
Total Harmonic Distortion + Noise (Note 5)					
PGA Setting: -12 dB to 0 dB					
-1 dB	THD+N	-	-80	-74	dB
-20 dB		-	-60	-	dB
-60 dB		-	-20	-	dB
PGA Setting: +12 dB					
-1 dB		-	-68	-	dB
Dynamic Performance for $V_A = 3.13\text{ V}$ to 3.46 V					
Dynamic Range					
PGA Setting: -12 dB to 0 dB					
A-weighted		77	83	-	dB
unweighted		74	80	-	dB
PGA Setting: +12 dB					
A-weighted		65	71	-	dB
unweighted		62	68	-	dB
Total Harmonic Distortion + Noise (Note 5)					
PGA Setting: -12 dB to 0 dB					
-1 dB	THD+N	-	-80	-74	dB
-20 dB		-	-60	-	dB
-60 dB		-	-20	-	dB
PGA Setting: +12 dB					
-1 dB		-	-68	-	dB
Interchannel Isolation		-	80	-	dB
DC Accuracy					
Gain Error		-	± 5	-	%
Gain Drift		-	± 300	-	ppm/°C
Microphone-Level Input Characteristics					
Full-scale Input Voltage		$0.013 \cdot V_A$	$0.017 \cdot V_A$	$0.021 \cdot V_A$	V_{pp}
Input Impedance (Note 7)		-	60	-	k Ω

5. Referred to the typical line-level full-scale input voltage
6. Valid for Double- and Quad-Speed Modes only.
7. Valid when the microphone-level inputs are selected.

ADC DIGITAL FILTER CHARACTERISTICS

Parameter (Notes 8, 10)	Symbol	Min	Typ	Max	Unit
Single-Speed Mode					
Passband (-0.1 dB)		0	-	0.4896	Fs
Passband Ripple		-	-	0.035	dB
Stopband		0.5688	-	-	Fs
Stopband Attenuation		70	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	12/Fs	-	s
Double-Speed Mode					
Passband (-0.1 dB)		0	-	0.4896	Fs
Passband Ripple		-	-	0.025	dB
Stopband		0.5604	-	-	Fs
Stopband Attenuation		69	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	9/Fs	-	s
Quad-Speed Mode					
Passband (-0.1 dB)		0	-	0.2604	Fs
Passband Ripple		-	-	0.025	dB
Stopband		0.5000	-	-	Fs
Stopband Attenuation		60	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	5/Fs	-	s
High-Pass Filter Characteristics					
Frequency Response -3.0 dB		-	1	-	Hz
-0.13 dB (Note 9)			20	-	Hz
Phase Deviation @ 20 Hz (Note 9)		-	10	-	Deg
Passband Ripple		-	-	0	dB
Filter Settling Time			$10^5/Fs$		s

8. Filter response is guaranteed by design.
9. Response shown is for Fs = 48 kHz.
10. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 13 to 24) are normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.

PGAOUT ANALOG CHARACTERISTICS

Test conditions (unless otherwise specified): AGND = DGND = 0 V; VA = 3.13 V to 5.25 V; VD = 3.13 V to 5.25 V or VA + 0.25 V, whichever is less; VLS = VLC = 1.71 V to 5.25 V; T_A = -10° to +70° C; Input test signal: 1 kHz sine wave; Measurement bandwidth: 10 Hz to 20 kHz; Fs = 48/96/192 kHz; Synchronous mode; All connections as shown in [Figure 7 on page 23](#).

VA = 4.75 V to 5.25 V					
Parameter	Symbol	Min	Typ	Max	Unit
Dynamic Performance with PGA Line-Level Input Selected					
Dynamic Range	PGA Setting: -12 dB to +6 dB A-weighted unweighted	98	104	-	dB
		95	101	-	dB
	PGA Setting: +12 dB Gain A-weighted unweighted	92	98	-	dB
		89	95	-	dB
	Total Harmonic Distortion + Noise (Note 11)				
	PGA Setting: -12 dB to +6 dB -1 dB -20 dB -60 dB PGA Setting: +12 dB Gain -1 dB -20 dB -60 dB	THD+N	-	-80	-74
-			-81	-	dB
-			-41	-	dB
-			-80	-74	dB
-			-75	-	dB
-			-35	-	dB
Dynamic Performance with PGA Mic-Level Input Selected					
Dynamic Range	PGA Setting: -12 dB to 0 dB A-weighted unweighted	77	83	-	dB
		74	80	-	dB
	PGA Setting: +12 dB A-weighted unweighted	65	71	-	dB
		62	68	-	dB
	Total Harmonic Distortion + Noise (Note 11)				
	PGA Setting: -12 dB to 0 dB -1 dB -20 dB -60 dB PGA Setting: +12 dB -1 dB	THD+N	-	-74	-68
-			-60	-	dB
-			-20	-	dB
-			-68	-	dB

11. Referred to the typical Line-Level Full-Scale Input Voltage.

PGAOUT ANALOG CHARACTERISTICS

(Continued)

VA = 3.13 V to 3.46 V					
Parameter	Symbol	Min	Typ	Max	Unit
Dynamic Performance with PGA Line-Level Input Selected					
Dynamic Range					
PGA Setting: -12 dB to +6 dB					
A-weighted		93	101	-	dB
unweighted		90	98	-	dB
PGA Setting: +12 dB Gain					
A-weighted		89	95	-	dB
unweighted		86	92	-	dB
Total Harmonic Distortion + Noise	(Note 11)				
PGA Setting: -12 dB to +6 dB					
-1 dB	THD+N	-	-80	-74	dB
-20 dB		-	-78	-	dB
-60 dB		-	-38	-	dB
PGA Setting: +12 dB Gain					
-1 dB		-	-80	-74	dB
-20 dB		-	-72	-	dB
-60 dB		-	-32	-	dB
Dynamic Performance with PGA Mic Level-Input Selected					
Dynamic Range					
PGA Setting: -12 dB to 0 dB					
A-weighted		77	83	-	dB
unweighted		74	80	-	dB
PGA Setting: +12 dB					
A-weighted		65	71	-	dB
unweighted		62	68	-	dB
Total Harmonic Distortion + Noise	(Note 11)				
PGA Setting: -12 dB to 0 dB					
-1 dB	THD+N	-	-74	-68	dB
-20 dB		-	-60	-	dB
-60 dB		-	-20	-	dB
PGA Setting: +12 dB					
-1 dB		-	-68	-	dB

PGAOUT ANALOG CHARACTERISTICS

(Continued)

VA = 3.13 V to 5.25 V					
Parameter	Symbol	Min	Typ	Max	Unit
DC Accuracy with PGA Line Level Input Selected					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Error		-	±5	-	%
Gain Drift		-	±100	-	ppm/°C
DC Accuracy with PGA Mic Level Input Selected					
Interchannel Gain Mismatch		-	0.3	-	dB
Gain Error		-	±5	-	%
Gain Drift		-	±300	-	ppm/°C
Analog Output					
Frequency Response 10 Hz to 20 kHz	(Note 12)	-0.1dB	-	+0.1dB	dB
Analog In to Analog Out Phase Shift		-	180	-	deg
DC Current draw from a PGAOUT pin	I _{OUT}	-	-	1	μA
AC-Load Resistance	R _L	100	-	-	kΩ
Load Capacitance	C _L	-	-	20	pF

12. Guaranteed by design.

DC ELECTRICAL CHARACTERISTICS

AGND = DGND = 0 V, all voltages with respect to ground. MCLK=12.288 MHz; Fs=48 kHz; Master Mode.

Parameter	Symbol	Min	Typ	Max	Unit	
Power Supply Current (Normal Operation)	VA = 5 V	I _A	-	41	50	mA
	VA = 3.3 V	I _A	-	37	45	mA
	VD, VLS, VLC = 5 V	I _D	-	39	47	mA
	VD, VLS, VLC = 3.3 V	I _D	-	23	28	mA
Power Supply Current (Power-Down Mode) (Note 13)	VA = 5 V	I _A	-	0.50	-	mA
	VLS, VLC, VD=5 V	I _D	-	0.54	-	mA
Power Consumption (Normal Operation)	VA, VD, VLS, VLC = 5 V	-	-	400	485	mW
	VA, VD, VLS, VLC = 3.3 V	-	-	198	241	mW
	(Power-Down Mode)	VA, VD, VLS, VLC = 5 V	-	-	4.2	-
Power Supply Rejection Ratio (1 kHz)	(Note 14)	PSRR	-	55	-	dB
VQ Characteristics						
Quiescent Voltage	(Note 15)	VQ	-	0.5 x VA	-	VDC
DC Current from VQ		I _Q	-	-	1	μA
VQ Output Impedance		Z _Q	-	23	-	kΩ
FILT+ Nominal Voltage		FILT+	-	VA	-	VDC
Microphone Bias Voltage		MICBIAS	-	0.8 x VA	-	VDC
Current from MICBIAS		I _{MB}	-	-	2	mA

13. Power-Down Mode is defines as $\overline{\text{RESET}}$ = Low with all clock and data lines held static and no analog input.
14. Valid with the recommended capacitor values on FILT+ and VQ as shown in the Typical Connection Diagram.
15. Guaranteed by design. The DC current draw represents the allowed current draw due to typical leakage through the electrolytic de-coupling capacitors.

DIGITAL INTERFACE CHARACTERISTICS

Test conditions (unless otherwise specified): AGND = DGND = 0 V; VLS = VLC = 1.71 V to 5.25 V.

Parameters (Note 16)	Symbol	Min	Typ	Max	Units
High-Level Input Voltage VL = 1.71 V Serial Port VL > 2.0 V Control Port VL > 2.0 V Serial Port Control Port	V _{IH}	0.8xVLS	-	-	V
	V _{IH}	0.8xVLC	-	-	V
	V _{IH}	0.7xVLS	-	-	V
	V _{IH}	0.7xVLC	-	-	V
Low-Level Input Voltage Serial Port Control Port	V _{IL}	-	-	0.2xVLS	V
	V _{IL}	-	-	0.2xVLC	V
High-Level Output Voltage at I _O = 2 mA Serial Port Control Port	V _{OH}	VLS-1.0	-	-	V
	V _{OH}	VLC-1.0	-	-	V
Low-Level Output Voltage at I _O = 2 mA Serial Port Control Port	V _{OL}	-	-	0.4	V
	V _{OL}	-	-	0.4	V
Input Leakage Current	I _{in}	-	-	±10	μA
Input Capacitance (Note 17)		-	-	1	pF
Minimum OVFL Active Time		$\frac{10^6}{LRCK}$	-	-	μs

16. Serial Port signals include: MCLK, SCLK, LRCK, SDOUT.

Control Port signals include: SCL/CCLK, SDA/CDOUT, AD0/ $\overline{CS}$, AD1/CDIN, $\overline{RESET}$, INT, OVFL.

17. Guaranteed by design.

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT

Logic '0' = DGND = AGND = 0 V; Logic '1' = VL, C_L = 20 pF. (Note 18)

Parameter		Symbol	Min	Typ	Max	Unit
Sample Rate	Single-Speed Mode	F _s	4	-	50	kHz
	Double-Speed Mode	F _s	50	-	100	kHz
	Quad-Speed Mode	F _s	100	-	200	kHz
MCLK Specifications						
MCLK Frequency		f _{mclk}	1.024	-	51.200	MHz
MCLK Input Pulse Width High/Low		t _{clkh}	8	-	-	ns
Master Mode						
LRCK Duty Cycle			-	50	-	%
SCLK Duty Cycle			-	50	-	%
SCLK falling to LRCK edge		t _{slr}	-10	-	10	ns
SCLK falling to SDOUT valid		t _{sdo}	0	-	36	ns
Slave Mode						
LRCK Duty Cycle			40	50	60	%
SCLK Period	Single-Speed Mode	t _{sclkw}	$\frac{10^9}{(128)F_s}$	-	-	ns
	Double-Speed Mode	t _{sclkw}	$\frac{10^9}{(64)F_s}$	-	-	ns
	Quad-Speed Mode	t _{sclkw}	$\frac{10^9}{(64)F_s}$	-	-	ns
SCLK Pulse Width High		t _{sclkh}	30	-	-	ns
SCLK Pulse Width Low		t _{sclkl}	48	-	-	ns
SCLK falling to LRCK edge		t _{slr}	-10	-	10	ns
SCLK falling to SDOUT valid		t _{sdo}	0	-	36	ns

18. See Figure 1 and Figure 2 on page 19.




Figure 1. Master Mode Serial Audio Port Timing




Figure 2. Slave Mode Serial Audio Port Timing




Figure 3. Format 0, Left-Justified up to 24-Bit Data




Figure 4. Format 1, I²S up to 24-Bit Data

SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT

Inputs: Logic 0 = DGND = AGND = 0 V, Logic 1 = VLC, $C_L = 30$ pF.

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f_{scl}	-	100	kHz
RESET Rising Edge to Start	t_{irs}	500	-	ns
Bus Free Time Between Transmissions	t_{buf}	4.7	-	μ s
Start Condition Hold Time (prior to first clock pulse)	t_{hdst}	4.0	-	μ s
Clock Low time	t_{low}	4.7	-	μ s
Clock High Time	t_{high}	4.0	-	μ s
Setup Time for Repeated Start Condition	t_{sust}	4.7	-	μ s
SDA Hold Time from SCL Falling (Note 19)	t_{hdd}	0	-	μ s
SDA Setup time to SCL Rising	t_{sud}	250	-	ns
Rise Time of SCL and SDA (Note 20)	t_{rc}, t_{rd}	-	1	μ s
Fall Time SCL and SDA (Note 20)	t_{fc}, t_{fd}	-	300	ns
Setup Time for Stop Condition	t_{susp}	4.7	-	μ s
Acknowledge Delay from SCL Falling	t_{ack}	300	1000	ns

19. Data must be held for sufficient time to bridge the transition time, t_{fc} , of SCL.

20. Guaranteed by design.




Figure 5. Control Port Timing - I²C Format

SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT

Inputs: Logic 0 = DGND = AGND = 0 V, Logic 1 = VLC, $C_L = 30$ pF.

Parameter	Symbol	Min	Max	Units
CCLK Clock Frequency	f_{sck}	-	6.0	MHz
$\overline{\text{RESET}}$ Rising Edge to $\overline{\text{CS}}$ Falling	t_{srs}	500	-	ns
$\overline{\text{CS}}$ High Time Between Transmissions	t_{csh}	1.0	-	μs
$\overline{\text{CS}}$ Falling to CCLK Edge	t_{css}	20	-	ns
CCLK Low Time	t_{scl}	66	-	ns
CCLK High Time	t_{sch}	66	-	ns
CDIN to CCLK Rising Setup Time	t_{dsu}	40	-	ns
CCLK Rising to DATA Hold Time (Note 21)	t_{dh}	15	-	ns
CCLK Falling to CDOUT Stable	t_{pd}	-	50	ns
Rise Time of CDOUT	t_{r1}	-	25	ns
Fall Time of CDOUT	t_{f1}	-	25	ns
Rise Time of CCLK and CDIN (Note 22)	t_{r2}	-	100	ns
Fall Time of CCLK and CDIN (Note 22)	t_{f2}	-	100	ns

21. Data must be held for sufficient time to bridge the transition time of CCLK.

22. For $f_{sck} < 1$ MHz.




Figure 6. Control Port Timing - SPI Format

3. TYPICAL CONNECTION DIAGRAM




Figure 7. Typical Connection Diagram

4. APPLICATIONS

4.1 Recommended Power-Up Sequence

1. Hold $\overline{\text{RESET}}$ low until the power supply, MCLK, and LRCK are stable. In this state, the Control Port is reset to its default settings.
2. Bring $\overline{\text{RESET}}$ high. The device will remain in a low power state with the PDN bit set by default. The control port will be accessible.
3. The desired register settings can be loaded while the PDN bit remains set.
4. Clear the PDN bit to initiate the power-up sequence.

4.2 System Clocking

The CS5345 will operate at sampling frequencies from 4 kHz to 200 kHz. This range is divided into three speed modes as shown in [Table 1](#).

Mode	Sampling Frequency
<i>Single-Speed</i>	4-50 kHz
<i>Double-Speed</i>	50-100 kHz
<i>Quad-Speed</i>	100-200 kHz

Table 1. Speed Modes

4.2.1 Master Clock

MCLK/LRCK must maintain an integer ratio as shown in [Table 2](#). The LRCK frequency is equal to F_s , the frequency at which audio samples for each channel are clocked out of the device. The FM bits (See “[Functional Mode \(Bits 7:6\)](#)” on page 34) and the MCLK Freq bits (See “[MCLK Frequency - Address 05h](#)” on page 35) configure the device to generate the proper clocks in Master Mode, and receive the proper clocks in Slave Mode. [Table 2](#) illustrates several standard audio sample rates and the required MCLK and LRCK frequencies.

Note: The use of the AES3 transmitter requires MCLK/LRCL ratio to be at least 128x (See “[AES3 Transmitter](#)” on page 30).

LRCK (kHz)	MCLK (MHz)								
	64x	96x	128x	192x	256x	384x	512x	768x	1024x
32	-	-	-	-	8.1920	12.2880	16.3840	24.5760	32.7680
44.1	-	-	-	-	11.2896	16.9344	22.5792	33.8680	45.1584
48	-	-	-	-	12.2880	18.4320	24.5760	36.8640	49.1520
64	-	-	8.1920	12.2880	16.3840	24.5760	32.7680	-	-
88.2	-	-	11.2896	16.9344	22.5792	33.8680	45.1584	-	-
96	-	-	12.2880	18.4320	24.5760	36.8640	49.1520	-	-
128	8.1920	12.2880	16.3840	24.5760	32.7680	-	-	-	-
176.4	11.2896	16.9344	22.5792	33.8680	45.1584	-	-	-	-
192	12.2880	18.4320	24.5760	36.8640	49.1520	-	-	-	-
Mode	QSM					DSM		SSM	

Table 2. Common Clock Frequencies

In both Master and Slave Modes, the external MCLK must be divided down based on the MCLK/LRCK ratio to achieve a post-divider MCLK/LRCK ratio of 256x for SSM, 128x for DSM, or 64x for QSM. Table 3 lists the appropriate dividers.

MCLK/LRCK Ratio	MCLK Dividers		
64x	-	-	÷1
96x	-	-	÷1.5
128x	-	÷1	÷2
192x	-	÷1.5	÷3
256x	÷1	÷2	÷4
384x	÷1.5	÷3	-
512x	÷2	÷4	-
768x	÷3	-	-
1024x	÷4	-	-
Mode	SSM	DSM	QSM

Table 3. MCLK Dividers

4.2.2 Master Mode

As a clock master, LRCK and SCLK will operate as outputs. LRCK and SCLK are internally derived from MCLK with LRCK equal to F_s and SCLK equal to $64 \times F_s$ as shown in Figure 8.




Figure 8. Master Mode Clocking

4.2.3 Slave Mode

In Slave Mode, SCLK and LRCK operate as inputs. The Left/Right clock signal must be equal to the sample rate, F_s , and must be synchronously derived from the supplied master clock, MCLK.

The serial bit clock, SCLK, must be synchronously derived from the master clock, MCLK, and be equal to 128x, 64x, 48x or 32x F_s , depending on the desired speed mode. Refer to Table 4 for required clock ratios.

	Single-Speed	Double-Speed	Quad-Speed
SCLK/LRCK Ratio	32x, 48x, 64x, 128x	32x, 48x, 64x	32x, 48x, 64x

Table 4. Slave Mode Serial Bit Clock Ratios

4.3 High-Pass Filter and DC Offset Calibration

When using operational amplifiers in the input circuitry driving the CS5345, a small DC offset may be driven into the A/D converter. The CS5345 includes a high-pass filter after the decimator to remove any DC offset

which could result in recording a DC level, possibly yielding clicks when switching between devices in a multichannel system.

The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation filter. If the HPFFreeze bit (See [“High-Pass Filter Freeze \(Bit 1\)” on page 34](#)) is set during normal operation, the current value of the DC offset for the each channel is frozen and this DC offset will continue to be subtracted from the conversion result. This feature makes it possible to perform a system DC offset calibration by:

1. Running the CS5345 with the high-pass filter enabled until the filter settles. See the Digital Filter Characteristics section for filter settling time.
2. Disabling the high-pass filter and freezing the stored DC offset.

A system calibration performed in this way will eliminate offsets anywhere in the signal path between the calibration point and the CS5345.

4.4 Analog Input Multiplexer, PGA, and Mic Gain

The CS5345 contains a stereo 6-to-1 analog input multiplexer followed by a programmable gain amplifier (PGA). The input multiplexer can select one of six possible stereo analog input sources and route it to the PGA. Analog inputs 4A and 4B are able to insert a +32 dB gain stage before the input multiplexer, allowing them to be used for microphone-level signals without the need for any external gain. The PGA stage provides ± 12 dB of gain or attenuation in 0.5 dB steps. [Figure 9](#) shows the architecture of the input multiplexer, PGA, and microphone gain stages.




Figure 9. Analog Input Architecture

The [“Analog Input Selection \(Bits 2:0\)”](#) on [page 37](#) outlines the bit settings necessary to control the input multiplexer and mic gain. [“Channel B PGA Control - Address 07h”](#) on [page 35](#) and [“Channel A PGA Control - Address 08h”](#) on [page 36](#) outline the register settings necessary to control the PGA. By default, line-level input 1 is selected, and the PGA is set to 0 dB.

4.5 Input Connections

The analog modulator samples the input at 6.144 MHz (MCLK=12.288 MHz). The digital filter will reject signals within the stopband of the filter. However, there is no rejection for input signals which are $(n \times 6.144 \text{ MHz})$ the digital passband frequency, where $n=0,1,2,\dots$ Refer to the Typical Connection Diagram for the recommended analog input circuit that will attenuate noise energy at 6.144 MHz. The use of capacitors which have a large voltage coefficient (such as general-purpose ceramics) must be avoided since these can degrade signal linearity. Any unused analog input pairs should be left unconnected.

4.6 PGA Auxiliary Analog Output

The CS5345 includes an auxiliary analog output through the PGAOUT pins. These pins can be configured to output the analog input to the ADC as selected by the input MUX and gained or attenuated with the PGA, or alternatively, they may be set to high-impedance. See the [“PGAOut Source Select \(Bit 6\)”](#) on [page 35](#) for information on configuring the PGA auxiliary analog output.

The PGA auxiliary analog output can source very little current. As current from the PGAOUT pins increases, distortion will increase. For this reason, a high-input impedance buffer must be used on the PGAOUT pins to achieve full performance. Refer to the table in [“PGAOUT Analog Characteristics”](#) on [page 13](#) for acceptable loading conditions.

4.7 Control Port Description and Timing

The control port is used to access the registers, allowing the CS5345 to be configured for the desired operational modes and formats. The operation of the control port may be completely asynchronous with respect to the audio sample rates. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.

The control port has two modes: SPI and I²C, with the CS5345 acting as a slave device. SPI Mode is selected if there is a high-to-low transition on the AD0/ $\overline{\text{CS}}$ pin, after the RESET pin has been brought high. I²C Mode is selected by connecting the AD0/ $\overline{\text{CS}}$ pin through a resistor to V_{LC} or DGND, thereby permanently selecting the desired AD0 bit address state.


4.7.1 SPI Mode

In SPI Mode, $\overline{\text{CS}}$ is the CS5345 chip-select signal; CCLK is the control port bit clock (input into the CS5345 from the microcontroller); CDIN is the input data line from the microcontroller; CDOUT is the output data line to the microcontroller. Data is clocked in on the rising edge of CCLK and out on the falling edge.

Figure 10 shows the operation of the control port in SPI Mode. To write to a register, bring $\overline{\text{CS}}$ low. The first seven bits on CDIN form the chip address and must be 1001111. The eighth bit is a read/write indicator (R/W), which should be low to write. The next eight bits form the Memory Address Pointer (MAP), which is set to the address of the register that is to be updated. The next eight bits are the data that will be placed into the register designated by the MAP. During writes, the CDOUT output stays in the Hi-Z state. It may be externally pulled high or low with a 47 k Ω resistor, if desired.

To read a register, the MAP has to be set to the correct address by executing a partial write cycle which finishes ($\overline{\text{CS}}$ high) immediately after the MAP byte. To begin a read, bring $\overline{\text{CS}}$ low, send out the chip address and set the read/write bit (R/W) high. The next falling edge of CCLK will clock out the MSB of the addressed register (CDOUT will leave the high-impedance state).

For both read and write cycles, the memory address pointer will automatically increment following each data byte in order to facilitate block reads and writes of successive registers.



MAP = Memory Address Pointer, 8 bits, MSB first

Figure 10. Control Port Timing in SPI Mode

4.7.2 I²C Mode

In I²C Mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. There is no $\overline{\text{CS}}$ pin. Pins AD0 and AD1 form the two least-significant bits of the chip address and should

be connected through a resistor to VLC or DGND as desired. The state of the pins is sensed while the CS5345 is being reset.

The signal timings for a read and write cycle are shown in [Figure 11](#) and [Figure 12](#). A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS5345 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write). The upper 5 bits of the 7-bit address field are fixed at 10011. To communicate with a CS5345, the chip address field, which is the first byte sent to the CS5345, should match 10011 followed by the settings of the AD1 and AD0. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer (MAP) which selects the register to be read or written. If the operation is a read, the contents of the register pointed to by the MAP will be output. Following each data byte, the memory address pointer will automatically increment to facilitate block reads and writes of successive registers. Each byte is separated by an acknowledge bit. The ACK bit is output from the CS5345 after each input byte is read, and is input to the CS5345 from the microcontroller after each transmitted byte.




Figure 11. Control Port Timing, I²C Write




Figure 12. Control Port Timing, I²C Read

Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown in [Figure 12](#), the write operation is aborted after the acknowledge for the MAP byte by sending a stop condition. The following pseudocode illustrates an aborted write operation followed by a read operation.

Send start condition.

Send 10011xx0 (chip address & write operation).

Receive acknowledge bit.

Send MAP byte.

Receive acknowledge bit.

Send stop condition, aborting write.

Send start condition.

Send 10011xx1 (chip address & read operation).

Receive acknowledge bit.

Receive byte, contents of selected register.

Send acknowledge bit.

Send stop condition.

4.8 Interrupts and Overflow

The CS5345 has a comprehensive interrupt capability. The INT output pin is intended to drive the interrupt input pin on the host microcontroller. The INT pin may function as either an active high CMOS driver or an active low open-drain driver (see [“Active High/Low \(Bit 0\)” on page 37](#)). When configured as active low open-drain, the INT pin has no active pull-up transistor, allowing it to be used for wired-OR hook-ups with multiple peripherals connected to the microcontroller interrupt input pin. In this configuration, an external pull-up resistor must be placed on the INT pin for proper operation.

Many conditions can cause an interrupt, as listed in the interrupt status register descriptions (see [“Interrupt Status - Address 0Dh” on page 37](#)). Each source may be masked off through mask register bits. In addition, each source may be set to rising edge, falling edge, or level-sensitive. Combined with the option of level-sensitive or edge-sensitive modes within the microcontroller, many different configurations are possible, depending on the needs of the equipment designer.

The CS5345 also has a dedicated overflow output. The OVFL pin functions as active low open drain and has no active pull-up transistor, thereby requiring an external pull-up resistor. The OVFL pin outputs an OR of the ADCOverflow and ADCUnderflow conditions available in the Interrupt Status register; however, these conditions do not need to be unmasked for proper operation of the OVFL pin.

4.9 Reset

When $\overline{\text{RESET}}$ is low, the CS5345 enters a low-power mode and all internal states are reset, including the control port and registers, the outputs are muted. When $\overline{\text{RESET}}$ is high, the control port becomes operational, and the desired settings should be loaded into the control registers. Writing a 0 to the PDN bit in the Power Control register will then cause the part to leave the low-power state and begin operation.

The delta-sigma modulators settle in a matter of microseconds after the analog section is powered, either through the application of power or by setting the $\overline{\text{RESET}}$ pin high. However, the voltage reference will take much longer to reach a final value due to the presence of external capacitance on the FILT+ pin. During this voltage reference ramp delay, SDOUT will be automatically muted.

It is recommended that $\overline{\text{RESET}}$ be activated if the analog or digital supplies drop below the recommended operating condition to prevent power-glitch-related issues.

4.10 Synchronization of Multiple Devices

In systems where multiple ADCs are required, care must be taken to achieve simultaneous sampling. To ensure synchronous sampling, the master clocks and left/right clocks must be the same for all of the CS5345s in the system. If only one master clock source is needed, one solution is to place one CS5345 in Master Mode, and slave all of the other CS5345s to the one master. If multiple master clock sources are needed, a possible solution would be to supply all clocks from the same external source and time the CS5345 reset with the inactive edge of master clock. This will ensure that all converters begin sampling on the same clock edge.

4.11 Grounding and Power Supply Decoupling

As with any high-resolution converter, the CS5345 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. [Figure 7](#) shows the recommended power arrangements, with VA connected to a clean supply. VD, which powers the digital filter, may be run from the

system logic supply (VLS or VLC) or may be powered from the analog supply (VA) via a resistor. In this case, no additional devices should be powered from VD. Power supply decoupling capacitors should be as near to the CS5345 as possible, with the low value ceramic capacitor being the nearest. All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 μ F, must be positioned to minimize the electrical path from FILT+ and AGND. The CS5345 evaluation board demonstrates the optimum layout and power supply arrangements. To minimize digital noise, connect the CS5345 digital outputs only to CMOS inputs.

5. REGISTER QUICK REFERENCE

This table shows the register names and their associated default values.

Addr	Function	7	6	5	4	3	2	1	0
01h	Chip ID	PART3	PART2	PART1	PART0	REV3	REV2	REV1	REV0
		1	1	1	0	0	0	0	1
02h	Power Control	Freeze	Reserved	Reserved	Reserved	PDN_MIC	PDN_ADC	Reserved	PDN
		0	0	0	0	0	0	0	1
03h	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
		0	0	0	0	1	0	0	0
04h	ADC Control	FM1	FM0	Reserved	DIF	Reserved	Mute	HPFFreeze	M/S
		0	0	0	0	0	0	0	0
05h	MCLK Frequency	Reserved	MCLK Freq2	MCLK Freq1	MCLK Freq0	Reserved	Reserved	Reserved	Reserved
		0	0	0	0	0	0	0	0
06h	PGAOut Control	Reserved	PGAOut	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
		0	1	0	0	0	0	0	0
07h	PGA Ch B Gain Control	Reserved	Reserved	Gain5	Gain4	Gain3	Gain2	Gain1	Gain0
		0	0	0	0	0	0	0	0
08h	PGA Ch A Gain Control	Reserved	Reserved	Gain5	Gain4	Gain3	Gain2	Gain1	Gain0
		0	0	0	0	0	0	0	0
09h	Analog Input Control	Reserved	Reserved	Reserved	PGASoft	PGAZero	Sel2	Sel1	Sel0
		0	0	0	1	1	0	0	1
0Ah - 0Bh	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
		0	0	0	0	0	0	0	0
0Ch	Active Level Control	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Active_H/L
		1	1	0	0	0	0	0	0
0Dh	Interrupt Status	Reserved	Reserved	Reserved	Reserved	ClkErr	Reserved	Ovfl	Undrfl
		0	0	0	0	0	0	0	0
0Eh	Interrupt Mask	Reserved	Reserved	Reserved	Reserved	ClkErrM	Reserved	OvflM	UndrflM
		0	0	0	0	0	0	0	0
0Fh	Interrupt Mode MSB	Reserved	Reserved	Reserved	Reserved	ClkErr1	Reserved	Ovfl1	Undrfl1
		0	0	0	0	0	0	0	0
10h	Interrupt Mode LSB	Reserved	Reserved	Reserved	Reserved	ClkErr0	Reserved	Ovfl0	Undrfl0
		0	0	0	0	0	0	0	0

6. REGISTER DESCRIPTION

6.1 Chip ID - Register 01h

7	6	5	4	3	2	1	0
PART3	PART2	PART1	PART0	REV3	REV2	REV1	REV0

Function:

This register is Read-Only. Bits 7 through 4 are the part number ID, which is 1110b (0Eh), and the remaining bits (3 through 0) indicate the device revision as shown in [Table 5](#) below.

REV[2:0]	Revision
001	A
010	B, C0
011	C1

Table 5. Device Revision

6.2 Power Control - Address 02h

7	6	5	4	3	2	1	0
Freeze	Reserved	Reserved	Reserved	PDN_MIC	PDN_ADC	Reserved	PDN

6.2.1 Freeze (Bit 7)

Function:

This function allows modifications to be made to certain control port bits without the changes taking effect until the Freeze bit is disabled. To make multiple changes to these bits take effect simultaneously, set the Freeze bit, make all changes, then clear the Freeze bit. The bits affected by the Freeze function are listed in [Table 6](#).

Name	Register	Bit(s)
Mute	04h	2
Gain[5:0]	07h	5:0
Gain[5:0]	08h	5:0

Table 6. Freeze-able Bits

6.2.2 Power-Down MIC (Bit 3)

Function:

The microphone preamplifier block will enter a low-power state whenever this bit is set.

6.2.3 Power-Down ADC (Bit 2)

Function:

The ADC pair will remain in a reset state whenever this bit is set.

6.2.4 Power-Down Device (Bit 0)

Function:

The device will enter a low-power state whenever this bit is set. The power-down bit is set by default and must be cleared before normal operation can occur. The contents of the control registers are retained when the device is in power-down.

6.3 ADC Control - Address 04h

7	6	5	4	3	2	1	0
FM1	FM0	Reserved	DIF	Reserved	Mute	HPFFreeze	M/S

6.3.1 Functional Mode (Bits 7:6)

Function:

Selects the required range of sample rates.

FM1	FM0	Mode
0	0	Single-Speed Mode: 4 to 50 kHz sample rates
0	1	Double-Speed Mode: 50 to 100 kHz sample rates
1	0	Quad-Speed Mode: 100 to 200 kHz sample rates
1	1	Reserved

Table 7. Functional Mode Selection

6.3.2 Digital Interface Format (Bit 4)

Function:

The required relationship between LRCK, SCLK and SDOUT is defined by the Digital Interface Format bit. The options are detailed in [Table 8](#) and may be seen in [Figure 3](#) and [Figure 4](#).

DIF	Description	Format	Figure
0	Left-Justified, up to 24-bit data (default)	0	3
1	I ² S, up to 24-bit data	1	4

Table 8. Digital Interface Formats

6.3.3 Mute (Bit 2)

Function:

When this bit is set, the serial audio output of the both channels is muted.

6.3.4 High-Pass Filter Freeze (Bit 1)

Function:

When this bit is set, the internal high-pass filter is disabled. The current DC offset value will be frozen and continue to be subtracted from the conversion result. See [“High-Pass Filter and DC Offset Calibration” on page 25](#).

6.3.5 Master / Slave Mode (Bit 0)

Function:

This bit selects either master or slave operation for the serial audio port. Setting this bit selects Master Mode, while clearing this bit selects Slave Mode.

6.4 MCLK Frequency - Address 05h

7	6	5	4	3	2	1	0
Reserved	MCLK Freq2	MCLK Freq1	MCLK Freq0	Reserved	Reserved	Reserved	Reserved

6.4.1 Master Clock Dividers (Bits 6:4)

Function:

Sets the frequency of the supplied MCLK signal. See [Table 9](#) for the appropriate settings.

MCLK Divider	MCLK Freq2	MCLK Freq1	MCLK Freq0
÷ 1	0	0	0
÷ 1.5	0	0	1
÷ 2	0	1	0
÷ 3	0	1	1
÷ 4	1	0	0
Reserved	1	0	1
Reserved	1	1	x

Table 9. MCLK Frequency

6.5 PGAOut Control - Address 06h

7	6	5	4	3	2	1	0
Reserved	PGAOut	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

6.5.1 PGAOut Source Select (Bit 6)

Function:

This bit is used to configure the PGAOut pins to be either high impedance or PGA outputs. Refer to [Table 10](#).

PGAOut	PGAOutA & PGAOutB
0	High Impedance
1	PGA Output

Table 10. PGAOut Source Selection

6.6 Channel B PGA Control - Address 07h

7	6	5	4	3	2	1	0
Reserved	Reserved	Gain5	Gain4	Gain3	Gain2	Gain1	Gain0

6.6.1 Channel B PGA Gain (Bits 5:0)

Function:

See “Channel A PGA Gain (Bits 5:0)” on page 36.

6.7 Channel A PGA Control - Address 08h

7	6	5	4	3	2	1	0
Reserved	Reserved	Gain5	Gain4	Gain3	Gain2	Gain1	Gain0

6.7.1 Channel A PGA Gain (Bits 5:0)

Function:

Sets the gain or attenuation for the ADC input PGA stage. The gain may be adjusted from -12 dB to +12 dB in 0.5 dB steps. The gain bits are in two's complement with the Gain0 bit set for a 0.5 dB step. Register settings outside of the ± 12 dB range are reserved and must not be used. See [Table 11](#) for example settings.

Gain[5:0]	Setting
101000	-12 dB
000000	0 dB
011000	+12 dB

Table 11. Example Gain and Attenuation Settings

6.8 ADC Input Control - Address 09h

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	PGASoft	PGAZero	Sel2	Sel1	Sel0

6.8.1 PGA Soft Ramp or Zero Cross Enable (Bits 4:3)

Function:

Soft Ramp Enable

Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock periods. See [Table 12](#).

Zero Cross Enable

Zero Cross Enable dictates that signal-level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a time-out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel. See [Table 12](#).

Soft Ramp and Zero Cross Enable

Soft Ramp and Zero Cross Enable dictate that signal-level changes, either by attenuation changes or muting, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will occur after a time-out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel. See [Table 12](#).

PGASoft	PGAZeroCross	Mode
0	0	Changes to affect immediately
0	1	Zero Cross enabled
1	0	Soft Ramp enabled
1	1	Soft Ramp and Zero Cross enabled (default)

Table 12. PGA Soft Cross or Zero Cross Mode Selection

6.8.2 Analog Input Selection (Bits 2:0)

Function:

These bits are used to select the input source for the PGA and ADC. Please see [Table 13](#).

Sel2	Sel1	Sel0	PGA/ADC Input
0	0	0	Microphone-Level Inputs (+32 dB Gain Enabled)
0	0	1	Line-Level Input Pair 1
0	1	0	Line-Level Input Pair 2
0	1	1	Line-Level Input Pair 3
1	0	0	Line-Level Input Pair 4
1	0	1	Line-Level Input Pair 5
1	1	0	Line-Level Input Pair 6
1	1	1	Reserved

Table 13. Analog Input Multiplexer Selection

6.9 Active Level Control - Address 0Ch

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Active_H/L

6.9.1 Active High/Low (Bit 0)

Function:

When this bit is set, the INT pin functions as an active high CMOS driver.

When this bit is cleared, the INT pin functions as an active low open drain driver and will require an external pull-up resistor for proper operation.

6.10 Interrupt Status - Address 0Dh

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	ClkErr	Reserved	Ovfl	Undrfl

For all bits in this register, a '1' means the associated interrupt condition has occurred at least once since the register was last read. A '0' means the associated interrupt condition has NOT occurred since the last reading of the register. Status bits that are masked off in the associated mask register will always be '0' in this register. This register defaults to 00h.

6.10.1 Clock Error (Bit 3)

Function:

Indicates the occurrence of a clock error condition.

6.10.2 Overflow (Bit 1)

Function:

Indicates the occurrence of an ADC overflow condition.

6.10.3 Underflow (Bit 0)

Function:

Indicates the occurrence of an ADC underflow condition.

6.11 Interrupt Mask - Address 0Eh

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	ClkErrM	Reserved	OvflM	UndrflM

Function:

The bits of this register serve as a mask for the Status sources found in the register [“Interrupt Status - Address 0Dh” on page 37](#). If a mask bit is set to 1, the error is unmasked, meaning that its occurrence will affect the INT pin and the status register. If a mask bit is set to 0, the error is masked, meaning that its occurrence will not affect the INT pin or the status register. The bit positions align with the corresponding bits in the Status register.

6.12 Interrupt Mode MSB - Address 0Fh

6.13 Interrupt Mode LSB - Address 10h

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	ClkErr1	Reserved	Ovfl1	Undrfl1
Reserved	Reserved	Reserved	Reserved	ClkErr0	Reserved	Ovfl0	Undrfl0

Function:

The two Interrupt Mode registers form a 2-bit code for each Interrupt Status register function. There are three ways to set the INT pin active in accordance with the interrupt condition. In the Rising-Edge Active Mode, the INT pin becomes active on the arrival of the interrupt condition. In the Falling-Edge Active Mode, the INT pin becomes active on the removal of the interrupt condition. In Level-Active Mode, the INT pin remains active during the interrupt condition.

- 00 - Rising edge active
- 01 - Falling edge active
- 10 - Level active
- 11 - Reserved

7. PARAMETER DEFINITIONS

Dynamic Range

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

Total Harmonic Distortion + Noise

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.

Frequency Response

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

Gain Drift

The change in gain value with temperature. Units in ppm/°C.

8. FILTER PLOTS




Figure 13. Single-Speed Stopband Rejection




Figure 14. Single-Speed Stopband Rejection




Figure 15. Single-Speed Transition Band (Detail)




Figure 16. Single-Speed Passband Ripple




Figure 17. Double-Speed Stopband Rejection




Figure 18. Double-Speed Stopband Rejection




Figure 19. Double-Speed Transition Band (Detail)




Figure 20. Double-Speed Passband Ripple




Figure 21. Quad-Speed Stopband Rejection




Figure 22. Quad-Speed Stopband Rejection




Figure 23. Quad-Speed Transition Band (Detail)





Figure 24. Quad-Speed Passband Ripple

9. PACKAGE DIMENSIONS

48L LQFP PACKAGE DRAWING



DIM	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	0.055	0.063	---	1.40	1.60
A1	0.002	0.004	0.006	0.05	0.10	0.15
B	0.007	0.009	0.011	0.17	0.22	0.27
D	0.343	0.354	0.366	8.70	9.0 BSC	9.30
D1	0.272	0.28	0.280	6.90	7.0 BSC	7.10
E	0.343	0.354	0.366	8.70	9.0 BSC	9.30
E1	0.272	0.28	0.280	6.90	7.0 BSC	7.10
e*	0.016	0.020	0.024	0.40	0.50 BSC	0.60
L	0.018	0.24	0.030	0.45	0.60	0.75
∞	0.000°	4°	7.000°	0.00°	4°	7.00°

* Nominal pin pitch is 0.50 mm

*Controlling dimension is mm.

*JEDEC Designation: MS022

10.THERMAL CHARACTERISTICS AND SPECIFICATIONS

Parameters	Symbol	Min	Typ	Max	Units
Package Thermal Resistance (Note 1) 48-LQFP	θ_{JA}	-	48	-	°C/Watt
	θ_{JC}	-	15	-	°C/Watt
Allowable Junction Temperature		-	-	125	°C

1. θ_{JA} is specified according to JEDEC specifications for multi-layer PCBs.

11.ORDERING INFORMATION

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order #
CS5345	24-bit, 192 kHz Stereo Audio ADC	48-LQFP	Yes	Commercial	-10° to +70° C	Tray	CS5345K-CQZ
						Tape & Reel	CS5345K-CQZR
CDB5345	CS5345 Evaluation Board		No	-	-	-	CDB5345

12.REVISION HISTORY

Release	Changes
F1	– Removed the MAP auto-increment functional description from the Control Port Description and Timing section beginning on page 28. – Added device revision information to the Chip ID - Register 01h description on page 33.
F2	– Added Automotive Grade – Changed MCLK to input only in the Pin Descriptions table on page 6. – Updated the ADC Analog Characteristics table on page 9. – Updated the PGAOUT Analog Characteristics table on page 13. – Updated the DC Electrical Characteristics table on page 16. – Updated the Digital Interface Characteristics table on page 17. – Updated the Switching Characteristics - Serial Audio Port table on page 18. – Updated the Switching Characteristics - Control Port - SPI Format table on page 22. – Updated the Typical Connection Diagram on page 23. – Switched Channel B PGA Control - Address 07h on page 35 and Channel A PGA Control - Address 08h on page 36.
F3	– Removed Automotive Grade
F4	– Added Table 3 .
F5	– Updated package drawing in Package Dimensions. – Updated legal boilerplate wording.
F6	– Updated Ordering Information as per PCN-2020-141.

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2012–2021 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.